svn commit: r320612 - in head/sys: arm/allwinner arm/allwinner/clkng conf
Emmanuel Vadot
manu at FreeBSD.org
Mon Jul 3 19:30:04 UTC 2017
Author: manu
Date: Mon Jul 3 19:30:03 2017
New Revision: 320612
URL: https://svnweb.freebsd.org/changeset/base/320612
Log:
allwinner: Add A64 ccung support
Upstream DTS for A64 SoC doesn't provide a /clocks node as Linux switched
to ccu-ng
This commit adds the necessary bits to boot on pine64 with latest DTS from
upstream.
USB is not working for now and some node aren't present in the DTS (like the
PMU, Power Management Unit).
Tested on: Pine64
Added:
head/sys/arm/allwinner/clkng/ccu_a64.c (contents, props changed)
head/sys/arm/allwinner/clkng/ccu_a64.h (contents, props changed)
Modified:
head/sys/arm/allwinner/a10_mmc.c
head/sys/arm/allwinner/clkng/aw_ccung.c
head/sys/conf/files.arm64
Modified: head/sys/arm/allwinner/a10_mmc.c
==============================================================================
--- head/sys/arm/allwinner/a10_mmc.c Mon Jul 3 19:23:45 2017 (r320611)
+++ head/sys/arm/allwinner/a10_mmc.c Mon Jul 3 19:30:03 2017 (r320612)
@@ -65,6 +65,7 @@ static struct ofw_compat_data compat_data[] = {
{"allwinner,sun4i-a10-mmc", 1},
{"allwinner,sun5i-a13-mmc", 1},
{"allwinner,sun7i-a20-mmc", 1},
+ {"allwinner,sun50i-a64-mmc", 1},
{NULL, 0}
};
Modified: head/sys/arm/allwinner/clkng/aw_ccung.c
==============================================================================
--- head/sys/arm/allwinner/clkng/aw_ccung.c Mon Jul 3 19:23:45 2017 (r320611)
+++ head/sys/arm/allwinner/clkng/aw_ccung.c Mon Jul 3 19:30:03 2017 (r320612)
@@ -54,10 +54,18 @@ __FBSDID("$FreeBSD$");
#include <arm/allwinner/clkng/aw_ccung.h>
#include <arm/allwinner/clkng/aw_clk.h>
+#ifdef __aarch64__
+#include "opt_soc.h"
+#endif
+
#if defined(SOC_ALLWINNER_A31)
#include <arm/allwinner/clkng/ccu_a31.h>
#endif
+#if defined(SOC_ALLWINNER_A64)
+#include <arm/allwinner/clkng/ccu_a64.h>
+#endif
+
#if defined(SOC_ALLWINNER_H3)
#include <arm/allwinner/clkng/ccu_h3.h>
#endif
@@ -78,6 +86,10 @@ static struct resource_spec aw_ccung_spec[] = {
#define A31_CCU 2
#endif
+#if defined(SOC_ALLWINNER_A64)
+#define A64_CCU 2
+#endif
+
static struct ofw_compat_data compat_data[] = {
#if defined(SOC_ALLWINNER_H3)
{ "allwinner,sun8i-h3-ccu", H3_CCU },
@@ -85,6 +97,9 @@ static struct ofw_compat_data compat_data[] = {
#if defined(SOC_ALLWINNER_A31)
{ "allwinner,sun6i-a31-ccu", A31_CCU },
#endif
+#if defined(SOC_ALLWINNER_A64)
+ { "allwinner,sun50i-a64-ccu", A64_CCU },
+#endif
{NULL, 0 }
};
@@ -261,7 +276,7 @@ aw_ccung_init_clocks(struct aw_ccung_softc *sc)
sc->clk_init[i].default_freq, 0 , 0);
if (error != 0) {
device_printf(sc->dev,
- "Cannot set frequency for %s to %llu\n",
+ "Cannot set frequency for %s to %ju\n",
sc->clk_init[i].name,
sc->clk_init[i].default_freq);
continue;
@@ -309,6 +324,11 @@ aw_ccung_attach(device_t dev)
#if defined(SOC_ALLWINNER_A31)
case A31_CCU:
ccu_a31_register_clocks(sc);
+ break;
+#endif
+#if defined(SOC_ALLWINNER_A64)
+ case A64_CCU:
+ ccu_a64_register_clocks(sc);
break;
#endif
}
Added: head/sys/arm/allwinner/clkng/ccu_a64.c
==============================================================================
--- /dev/null 00:00:00 1970 (empty, because file is newly added)
+++ head/sys/arm/allwinner/clkng/ccu_a64.c Mon Jul 3 19:30:03 2017 (r320612)
@@ -0,0 +1,743 @@
+/*-
+ * Copyright (c) 2017 Emmanuel Vadot <manu at freebsd.org>
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+ * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
+ * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+ * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ * $FreeBSD$
+ */
+
+#include <sys/cdefs.h>
+__FBSDID("$FreeBSD$");
+
+#include <sys/param.h>
+#include <sys/systm.h>
+#include <sys/bus.h>
+
+#include <dev/extres/clk/clk_div.h>
+#include <dev/extres/clk/clk_fixed.h>
+#include <dev/extres/clk/clk_mux.h>
+
+#include <arm/allwinner/clkng/aw_ccung.h>
+#include <arm/allwinner/clkng/aw_clk.h>
+#include <arm/allwinner/clkng/aw_clk_nm.h>
+#include <arm/allwinner/clkng/aw_clk_nkmp.h>
+#include <arm/allwinner/clkng/aw_clk_prediv_mux.h>
+
+#include "ccu_a64.h"
+
+static struct aw_ccung_reset a64_ccu_resets[] = {
+ CCU_RESET(A64_RST_USB_PHY0, 0x0cc, 0)
+ CCU_RESET(A64_RST_USB_PHY1, 0x0cc, 1)
+ CCU_RESET(A64_RST_USB_HSIC, 0x0cc, 2)
+
+ CCU_RESET(A64_RST_BUS_MIPI_DSI, 0x2c0, 1)
+ CCU_RESET(A64_RST_BUS_CE, 0x2c0, 5)
+ CCU_RESET(A64_RST_BUS_DMA, 0x2c0, 6)
+ CCU_RESET(A64_RST_BUS_MMC0, 0x2c0, 8)
+ CCU_RESET(A64_RST_BUS_MMC1, 0x2c0, 9)
+ CCU_RESET(A64_RST_BUS_MMC2, 0x2c0, 10)
+ CCU_RESET(A64_RST_BUS_NAND, 0x2c0, 13)
+ CCU_RESET(A64_RST_BUS_DRAM, 0x2c0, 14)
+ CCU_RESET(A64_RST_BUS_EMAC, 0x2c0, 17)
+ CCU_RESET(A64_RST_BUS_TS, 0x2c0, 18)
+ CCU_RESET(A64_RST_BUS_HSTIMER, 0x2c0, 19)
+ CCU_RESET(A64_RST_BUS_SPI0, 0x2c0, 20)
+ CCU_RESET(A64_RST_BUS_SPI1, 0x2c0, 21)
+ CCU_RESET(A64_RST_BUS_OTG, 0x2c0, 23)
+ CCU_RESET(A64_RST_BUS_EHCI0, 0x2c0, 24)
+ CCU_RESET(A64_RST_BUS_EHCI1, 0x2c0, 25)
+ CCU_RESET(A64_RST_BUS_OHCI0, 0x2c0, 26)
+ CCU_RESET(A64_RST_BUS_OHCI1, 0x2c0, 27)
+
+ CCU_RESET(A64_RST_BUS_VE, 0x2c4, 0)
+ CCU_RESET(A64_RST_BUS_TCON0, 0x2c4, 3)
+ CCU_RESET(A64_RST_BUS_TCON1, 0x2c4, 4)
+ CCU_RESET(A64_RST_BUS_DEINTERLACE, 0x2c4, 5)
+ CCU_RESET(A64_RST_BUS_CSI, 0x2c4, 8)
+ CCU_RESET(A64_RST_BUS_HDMI0, 0x2c4, 10)
+ CCU_RESET(A64_RST_BUS_HDMI1, 0x2c4, 11)
+ CCU_RESET(A64_RST_BUS_DE, 0x2c4, 12)
+ CCU_RESET(A64_RST_BUS_GPU, 0x2c4, 20)
+ CCU_RESET(A64_RST_BUS_MSGBOX, 0x2c4, 21)
+ CCU_RESET(A64_RST_BUS_SPINLOCK, 0x2c4, 22)
+ CCU_RESET(A64_RST_BUS_DBG, 0x2c4, 31)
+
+ CCU_RESET(A64_RST_BUS_LVDS, 0x2C8, 31)
+
+ CCU_RESET(A64_RST_BUS_CODEC, 0x2D0, 0)
+ CCU_RESET(A64_RST_BUS_SPDIF, 0x2D0, 1)
+ CCU_RESET(A64_RST_BUS_THS, 0x2D0, 8)
+ CCU_RESET(A64_RST_BUS_I2S0, 0x2D0, 12)
+ CCU_RESET(A64_RST_BUS_I2S1, 0x2D0, 13)
+ CCU_RESET(A64_RST_BUS_I2S2, 0x2D0, 14)
+
+ CCU_RESET(A64_RST_BUS_I2C0, 0x2D8, 0)
+ CCU_RESET(A64_RST_BUS_I2C1, 0x2D8, 1)
+ CCU_RESET(A64_RST_BUS_I2C2, 0x2D8, 2)
+ CCU_RESET(A64_RST_BUS_SCR, 0x2D8, 5)
+ CCU_RESET(A64_RST_BUS_UART0, 0x2D8, 16)
+ CCU_RESET(A64_RST_BUS_UART1, 0x2D8, 17)
+ CCU_RESET(A64_RST_BUS_UART2, 0x2D8, 18)
+ CCU_RESET(A64_RST_BUS_UART3, 0x2D8, 19)
+ CCU_RESET(A64_RST_BUS_UART4, 0x2D8, 20)
+};
+
+static struct aw_ccung_gate a64_ccu_gates[] = {
+ CCU_GATE(A64_CLK_BUS_MIPI_DSI, "bus-mipi-dsi", "ahb1", 0x60, 1)
+ CCU_GATE(A64_CLK_BUS_CE, "bus-ce", "ahb1", 0x60, 5)
+ CCU_GATE(A64_CLK_BUS_DMA, "bus-dma", "ahb1", 0x60, 6)
+ CCU_GATE(A64_CLK_BUS_MMC0, "bus-mmc0", "ahb1", 0x60, 8)
+ CCU_GATE(A64_CLK_BUS_MMC1, "bus-mmc1", "ahb1", 0x60, 9)
+ CCU_GATE(A64_CLK_BUS_MMC2, "bus-mmc2", "ahb1", 0x60, 10)
+ CCU_GATE(A64_CLK_BUS_NAND, "bus-nand", "ahb1", 0x60, 13)
+ CCU_GATE(A64_CLK_BUS_DRAM, "bus-dram", "ahb1", 0x60, 14)
+ CCU_GATE(A64_CLK_BUS_EMAC, "bus-emac", "ahb2", 0x60, 16)
+ CCU_GATE(A64_CLK_BUS_TS, "bus-ts", "ahb1", 0x60, 18)
+ CCU_GATE(A64_CLK_BUS_HSTIMER, "bus-hstimer", "ahb1", 0x60, 19)
+ CCU_GATE(A64_CLK_BUS_SPI0, "bus-spi0", "ahb1", 0x60, 20)
+ CCU_GATE(A64_CLK_BUS_SPI1, "bus-spi1", "ahb1", 0x60, 21)
+ CCU_GATE(A64_CLK_BUS_OTG, "bus-otg", "ahb1", 0x60, 23)
+ CCU_GATE(A64_CLK_BUS_EHCI0, "bus-ehci0", "ahb1", 0x60, 24)
+ CCU_GATE(A64_CLK_BUS_EHCI1, "bus-ehci1", "ahb2", 0x60, 25)
+ CCU_GATE(A64_CLK_BUS_OHCI0, "bus-ohci0", "ahb1", 0x60, 26)
+ CCU_GATE(A64_CLK_BUS_OHCI1, "bus-ohci1", "ahb2", 0x60, 27)
+
+ CCU_GATE(A64_CLK_BUS_VE, "bus-ve", "ahb1", 0x64, 0)
+ CCU_GATE(A64_CLK_BUS_TCON0, "bus-tcon0", "ahb1", 0x64, 3)
+ CCU_GATE(A64_CLK_BUS_TCON1, "bus-tcon1", "ahb1", 0x64, 4)
+ CCU_GATE(A64_CLK_BUS_DEINTERLACE, "bus-deinterlace", "ahb1", 0x64, 5)
+ CCU_GATE(A64_CLK_BUS_CSI, "bus-csi", "ahb1", 0x64, 8)
+ CCU_GATE(A64_CLK_BUS_HDMI, "bus-hdmi", "ahb1", 0x64, 11)
+ CCU_GATE(A64_CLK_BUS_DE, "bus-de", "ahb1", 0x64, 12)
+ CCU_GATE(A64_CLK_BUS_GPU, "bus-gpu", "ahb1", 0x64, 20)
+ CCU_GATE(A64_CLK_BUS_MSGBOX, "bus-msgbox", "ahb1", 0x64, 21)
+ CCU_GATE(A64_CLK_BUS_SPINLOCK, "bus-spinlock", "ahb1", 0x64, 22)
+
+ CCU_GATE(A64_CLK_BUS_CODEC, "bus-codec", "apb1", 0x68, 0)
+ CCU_GATE(A64_CLK_BUS_SPDIF, "bus-spdif", "apb1", 0x68, 1)
+ CCU_GATE(A64_CLK_BUS_PIO, "bus-pio", "apb1", 0x68, 5)
+ CCU_GATE(A64_CLK_BUS_THS, "bus-ths", "apb1", 0x68, 8)
+ CCU_GATE(A64_CLK_BUS_I2S0, "bus-i2s0", "apb1", 0x68, 12)
+ CCU_GATE(A64_CLK_BUS_I2S1, "bus-i2s1", "apb1", 0x68, 13)
+ CCU_GATE(A64_CLK_BUS_I2S2, "bus-i2s2", "apb1", 0x68, 14)
+
+ CCU_GATE(A64_CLK_BUS_I2C0, "bus-i2c0", "apb2", 0x6C, 0)
+ CCU_GATE(A64_CLK_BUS_I2C1, "bus-i2c1", "apb2", 0x6C, 1)
+ CCU_GATE(A64_CLK_BUS_I2C2, "bus-i2c2", "apb2", 0x6C, 2)
+ CCU_GATE(A64_CLK_BUS_SCR, "bus-src", "apb2", 0x6C, 5)
+ CCU_GATE(A64_CLK_BUS_UART0, "bus-uart0", "apb2", 0x6C, 16)
+ CCU_GATE(A64_CLK_BUS_UART1, "bus-uart1", "apb2", 0x6C, 17)
+ CCU_GATE(A64_CLK_BUS_UART2, "bus-uart2", "apb2", 0x6C, 18)
+ CCU_GATE(A64_CLK_BUS_UART3, "bus-uart3", "apb2", 0x6C, 19)
+ CCU_GATE(A64_CLK_BUS_UART4, "bus-uart4", "apb2", 0x6C, 20)
+
+ CCU_GATE(A64_CLK_BUS_DBG, "bus-dbg", "ahb1", 0x70, 7)
+
+ CCU_GATE(A64_CLK_USB_PHY0, "usb-phy0", "osc24M", 0xcc, 8)
+ CCU_GATE(A64_CLK_USB_PHY1, "usb-phy1", "osc24M", 0xcc, 9)
+ CCU_GATE(A64_CLK_USB_HSIC, "usb-hsic", "pll_hsic", 0xcc, 10)
+ CCU_GATE(A64_CLK_USB_HSIC_12M, "usb-hsic-12M", "osc12M", 0xcc, 11)
+ CCU_GATE(A64_CLK_USB_OHCI0, "usb-ohci0", "osc12M", 0xcc, 16)
+ CCU_GATE(A64_CLK_USB_OHCI1, "usb-ohci1", "usb-ohci0", 0xcc, 17)
+
+ CCU_GATE(A64_CLK_DRAM_VE, "dram-ve", "dram", 0x100, 0)
+ CCU_GATE(A64_CLK_DRAM_CSI, "dram-csi", "dram", 0x100, 1)
+ CCU_GATE(A64_CLK_DRAM_DEINTERLACE, "dram-deinterlace", "dram", 0x100, 2)
+ CCU_GATE(A64_CLK_DRAM_TS, "dram-ts", "dram", 0x100, 3)
+
+ CCU_GATE(A64_CLK_CSI_MISC, "csi-misc", "osc24M", 0x130, 31)
+
+ CCU_GATE(A64_CLK_AC_DIG_4X, "ac-dig-4x", "pll_audio-4x", 0x140, 30)
+ CCU_GATE(A64_CLK_AC_DIG, "ac-dig", "pll_audio", 0x140, 31)
+
+ CCU_GATE(A64_CLK_AVS, "avs", "osc24M", 0x144, 31)
+
+ CCU_GATE(A64_CLK_HDMI_DDC, "hdmi-ddc", "osc24M", 0x154, 31)
+};
+
+static const char *osc12m_parents[] = {"osc24M"};
+FIXED_CLK(osc12m_clk,
+ A64_CLK_OSC_12M, /* id */
+ "osc12M", /* name */
+ osc12m_parents, /* parent */
+ 0, /* freq */
+ 1, /* mult */
+ 2, /* div */
+ 0); /* flags */
+
+static const char *pll_cpux_parents[] = {"osc24M"};
+NKMP_CLK(pll_cpux_clk,
+ A64_CLK_PLL_CPUX, /* id */
+ "pll_cpux", pll_cpux_parents, /* name, parents */
+ 0x00, /* offset */
+ 8, 5, 0, 0, /* n factor */
+ 4, 2, 0, 0, /* k factor */
+ 0, 2, 0, 0, /* m factor */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* p factor */
+ 31, /* gate */
+ 28, 1000, /* lock */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_LOCK | AW_CLK_SCALE_CHANGE); /* flags */
+
+static const char *pll_audio_parents[] = {"osc24M"};
+NKMP_CLK(pll_audio_clk,
+ A64_CLK_PLL_AUDIO, /* id */
+ "pll_audio", pll_audio_parents, /* name, parents */
+ 0x08, /* offset */
+ 8, 7, 0, 0, /* n factor */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* k factor (fake) */
+ 0, 5, 0, 0, /* m factor */
+ 16, 4, 0, 0, /* p factor */
+ 31, /* gate */
+ 28, 1000, /* lock */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_LOCK); /* flags */
+
+static const char *pll_audio_mult_parents[] = {"pll_audio"};
+FIXED_CLK(pll_audio_2x_clk,
+ A64_CLK_PLL_AUDIO_2X, /* id */
+ "pll_audio-2x", /* name */
+ pll_audio_mult_parents, /* parent */
+ 0, /* freq */
+ 2, /* mult */
+ 1, /* div */
+ 0); /* flags */
+FIXED_CLK(pll_audio_4x_clk,
+ A64_CLK_PLL_AUDIO_4X, /* id */
+ "pll_audio-4x", /* name */
+ pll_audio_mult_parents, /* parent */
+ 0, /* freq */
+ 4, /* mult */
+ 1, /* div */
+ 0); /* flags */
+FIXED_CLK(pll_audio_8x_clk,
+ A64_CLK_PLL_AUDIO_8X, /* id */
+ "pll_audio-8x", /* name */
+ pll_audio_mult_parents, /* parent */
+ 0, /* freq */
+ 8, /* mult */
+ 1, /* div */
+ 0); /* flags */
+
+static const char *pll_video0_parents[] = {"osc24M"};
+NM_CLK_WITH_FRAC(pll_video0_clk,
+ A64_CLK_PLL_VIDEO0, /* id */
+ "pll_video0", pll_video0_parents, /* name, parents */
+ 0x10, /* offset */
+ 8, 7, 0, 0, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 31, 28, 1000, /* gate, lock, lock retries */
+ AW_CLK_HAS_LOCK, /* flags */
+ 270000000, 297000000, /* freq0, freq1 */
+ 24, 25); /* mode sel, freq sel */
+
+static const char *pll_ve_parents[] = {"osc24M"};
+NM_CLK_WITH_FRAC(pll_ve_clk,
+ A64_CLK_PLL_VE, /* id */
+ "pll_ve", pll_ve_parents, /* name, parents */
+ 0x18, /* offset */
+ 8, 7, 0, 0, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 31, 28, 1000, /* gate, lock, lock retries */
+ AW_CLK_HAS_LOCK, /* flags */
+ 270000000, 297000000, /* freq0, freq1 */
+ 24, 25); /* mode sel, freq sel */
+
+static const char *pll_ddr0_parents[] = {"osc24M"};
+NKMP_CLK_WITH_UPDATE(pll_ddr0_clk,
+ A64_CLK_PLL_DDR0, /* id */
+ "pll_ddr0", pll_ddr0_parents, /* name, parents */
+ 0x20, /* offset */
+ 8, 5, 0, 0, /* n factor */
+ 4, 2, 0, 0, /* k factor */
+ 0, 2, 0, 0, /* m factor */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* p factor (fake) */
+ 31, /* gate */
+ 28, 1000, /* lock */
+ 20, /* update */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_LOCK); /* flags */
+
+static const char *pll_periph0_2x_parents[] = {"osc24M"};
+static const char *pll_periph0_parents[] = {"pll_periph0_2x"};
+NKMP_CLK(pll_periph0_2x_clk,
+ A64_CLK_PLL_PERIPH0_2X, /* id */
+ "pll_periph0_2x", pll_periph0_2x_parents, /* name, parents */
+ 0x28, /* offset */
+ 8, 5, 0, 0, /* n factor */
+ 4, 2, 0, 0, /* k factor */
+ 0, 0, 2, AW_CLK_FACTOR_FIXED, /* m factor (fake) */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* p factor (fake) */
+ 31, /* gate */
+ 28, 1000, /* lock */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_LOCK); /* flags */
+FIXED_CLK(pll_periph0_clk,
+ A64_CLK_PLL_PERIPH0, /* id */
+ "pll_periph0", /* name */
+ pll_periph0_parents, /* parent */
+ 0, /* freq */
+ 1, /* mult */
+ 2, /* div */
+ 0); /* flags */
+
+static const char *pll_periph1_2x_parents[] = {"osc24M"};
+static const char *pll_periph1_parents[] = {"pll_periph1_2x"};
+NKMP_CLK(pll_periph1_2x_clk,
+ A64_CLK_PLL_PERIPH1_2X, /* id */
+ "pll_periph1_2x", pll_periph1_2x_parents, /* name, parents */
+ 0x2C, /* offset */
+ 8, 5, 0, 0, /* n factor */
+ 4, 2, 0, 0, /* k factor */
+ 0, 0, 2, AW_CLK_FACTOR_FIXED, /* m factor (fake) */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* p factor (fake) */
+ 31, /* gate */
+ 28, 1000, /* lock */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_LOCK); /* flags */
+FIXED_CLK(pll_periph1_clk,
+ A64_CLK_PLL_PERIPH1, /* id */
+ "pll_periph1", /* name */
+ pll_periph1_parents, /* parent */
+ 0, /* freq */
+ 1, /* mult */
+ 2, /* div */
+ 0); /* flags */
+
+static const char *pll_video1_parents[] = {"osc24M"};
+NM_CLK_WITH_FRAC(pll_video1_clk,
+ A64_CLK_PLL_VIDEO1, /* id */
+ "pll_video1", pll_video1_parents, /* name, parents */
+ 0x30, /* offset */
+ 8, 7, 0, 0, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 31, 28, 1000, /* gate, lock, lock retries */
+ AW_CLK_HAS_LOCK, /* flags */
+ 270000000, 297000000, /* freq0, freq1 */
+ 24, 25); /* mode sel, freq sel */
+
+static const char *pll_gpu_parents[] = {"osc24M"};
+NM_CLK_WITH_FRAC(pll_gpu_clk,
+ A64_CLK_PLL_GPU, /* id */
+ "pll_gpu", pll_gpu_parents, /* name, parents */
+ 0x38, /* offset */
+ 8, 7, 0, 0, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 31, 28, 1000, /* gate, lock, lock retries */
+ AW_CLK_HAS_LOCK, /* flags */
+ 270000000, 297000000, /* freq0, freq1 */
+ 24, 25); /* mode sel, freq sel */
+
+/* PLL MIPI is missing */
+
+static const char *pll_hsic_parents[] = {"osc24M"};
+NM_CLK_WITH_FRAC(pll_hsic_clk,
+ A64_CLK_PLL_HSIC, /* id */
+ "pll_hsic", pll_hsic_parents, /* name, parents */
+ 0x44, /* offset */
+ 8, 7, 0, 0, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 31, 28, 1000, /* gate, lock, lock retries */
+ AW_CLK_HAS_LOCK, /* flags */
+ 270000000, 297000000, /* freq0, freq1 */
+ 24, 25); /* mode sel, freq sel */
+
+static const char *pll_de_parents[] = {"osc24M"};
+NM_CLK_WITH_FRAC(pll_de_clk,
+ A64_CLK_PLL_DE, /* id */
+ "pll_de", pll_de_parents, /* name, parents */
+ 0x48, /* offset */
+ 8, 7, 0, 0, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 31, 28, 1000, /* gate, lock, lock retries */
+ AW_CLK_HAS_LOCK, /* flags */
+ 270000000, 297000000, /* freq0, freq1 */
+ 24, 25); /* mode sel, freq sel */
+
+static const char *pll_ddr1_parents[] = {"osc24M"};
+NKMP_CLK_WITH_UPDATE(pll_ddr1_clk,
+ A64_CLK_PLL_DDR1, /* id */
+ "pll_ddr1", pll_ddr1_parents, /* name, parents */
+ 0x4C, /* offset */
+ 8, 7, 0, 0, /* n factor */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* k factor (fake) */
+ 0, 2, 0, 0, /* m factor */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* p factor (fake) */
+ 31, /* gate */
+ 28, 1000, /* lock */
+ 20, /* update */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_LOCK); /* flags */
+
+static const char *cpux_parents[] = {"osc32k", "osc24M", "pll_cpux"};
+MUX_CLK(cpux_clk,
+ A64_CLK_CPUX, /* id */
+ "cpux", cpux_parents, /* name, parents */
+ 0x50, 16, 2); /* offset, shift, width */
+
+static const char *axi_parents[] = {"cpux"};
+DIV_CLK(axi_clk,
+ A64_CLK_AXI, /* id */
+ "axi", axi_parents, /* name, parents */
+ 0x50, /* offset */
+ 0, 2, /* shift, width */
+ 0, NULL); /* flags, div table */
+
+static const char *apb_parents[] = {"cpux"};
+DIV_CLK(apb_clk,
+ A64_CLK_APB, /* id */
+ "apb", apb_parents, /* name, parents */
+ 0x50, /* offset */
+ 8, 2, /* shift, width */
+ 0, NULL); /* flags, div table */
+
+static const char *ahb1_parents[] = {"osc32k", "osc24M", "axi", "pll_periph0"};
+PREDIV_CLK(ahb1_clk, A64_CLK_AHB1, /* id */
+ "ahb1", ahb1_parents, /* name, parents */
+ 0x54, /* offset */
+ 12, 2, /* mux */
+ 4, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* div */
+ 6, 2, 0, AW_CLK_FACTOR_HAS_COND, /* prediv */
+ 12, 2, 3); /* prediv condition */
+
+static const char *apb1_parents[] = {"ahb1"};
+static struct clk_div_table apb1_div_table[] = {
+ { .value = 0, .divider = 2, },
+ { .value = 1, .divider = 2, },
+ { .value = 2, .divider = 4, },
+ { .value = 3, .divider = 8, },
+ { },
+};
+DIV_CLK(apb1_clk,
+ A64_CLK_APB1, /* id */
+ "apb1", apb1_parents, /* name, parents */
+ 0x54, /* offset */
+ 8, 2, /* shift, width */
+ CLK_DIV_WITH_TABLE, /* flags */
+ apb1_div_table); /* div table */
+
+static const char *apb2_parents[] = {"osc32k", "osc24M", "pll_periph0_2x", "pll_periph0_2x"};
+NM_CLK(apb2_clk,
+ A64_CLK_APB2, /* id */
+ "apb2", apb2_parents, /* name, parents */
+ 0x58, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 5, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 0, /* gate */
+ AW_CLK_HAS_MUX);
+
+static const char *ahb2_parents[] = {"ahb1", "pll_periph0"};
+PREDIV_CLK(ahb2_clk, A64_CLK_AHB2, /* id */
+ "ahb2", ahb2_parents, /* name, parents */
+ 0x5c, /* offset */
+ 0, 2, /* mux */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* div */
+ 0, 0, 2, AW_CLK_FACTOR_HAS_COND | AW_CLK_FACTOR_FIXED, /* prediv */
+ 0, 2, 1); /* prediv condition */
+
+static const char *mod_parents[] = {"osc24M", "pll_periph0_2x", "pll_periph1_2x"};
+NM_CLK(nand_clk,
+ A64_CLK_NAND, "nand", mod_parents, /* id, name, parents */
+ 0x80, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_MUX); /* flags */
+
+NM_CLK(mmc0_clk,
+ A64_CLK_MMC0, "mmc0", mod_parents, /* id, name, parents */
+ 0x88, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_MUX |
+ AW_CLK_REPARENT); /* flags */
+
+NM_CLK(mmc1_clk,
+ A64_CLK_MMC1, "mmc1", mod_parents, /* id, name, parents */
+ 0x8c, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_MUX |
+ AW_CLK_REPARENT); /* flags */
+
+NM_CLK(mmc2_clk,
+ A64_CLK_MMC2, "mmc2", mod_parents, /* id, name, parents */
+ 0x90, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_MUX |
+ AW_CLK_REPARENT); /* flags */
+
+static const char *ts_parents[] = {"osc24M", "pll_periph0"};
+NM_CLK(ts_clk,
+ A64_CLK_TS, "ts", ts_parents, /* id, name, parents */
+ 0x98, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_MUX); /* flags */
+
+NM_CLK(ce_clk,
+ A64_CLK_CE, "ce", mod_parents, /* id, name, parents */
+ 0x9C, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_MUX); /* flags */
+
+NM_CLK(spi0_clk,
+ A64_CLK_SPI0, "spi0", mod_parents, /* id, name, parents */
+ 0xA0, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_MUX |
+ AW_CLK_REPARENT); /* flags */
+
+NM_CLK(spi1_clk,
+ A64_CLK_SPI1, "spi1", mod_parents, /* id, name, parents */
+ 0xA4, /* offset */
+ 16, 2, 0, AW_CLK_FACTOR_POWER_OF_TWO, /* n factor */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE | AW_CLK_HAS_MUX |
+ AW_CLK_REPARENT); /* flags */
+
+static const char *i2s_parents[] = {"pll_audio-8x", "pll_audio-4x", "pll_audio-2x", "pll_audio"};
+MUX_CLK(i2s0mux_clk,
+ 0, "i2s0mux", i2s_parents, /* id, name, parents */
+ 0xb0, 16, 2); /* offset, mux shift, mux width */
+MUX_CLK(i2s1mux_clk,
+ 0, "i2s1mux", i2s_parents, /* id, name, parents */
+ 0xb4, 16, 2); /* offset, mux shift, mux width */
+MUX_CLK(i2s2mux_clk,
+ 0, "i2s2mux", i2s_parents, /* id, name, parents */
+ 0xb8, 16, 2); /* offset, mux shift, mux width */
+
+static const char *spdif_parents[] = {"pll_audio"};
+NM_CLK(spdif_clk,
+ A64_CLK_SPDIF, "spdif", spdif_parents, /* id, name, parents */
+ 0xC0, /* offset */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* n factor (fake); */
+ 0, 4, 0, 0, /* m factor */
+ 0, 0, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE); /* flags */
+
+/* USBPHY clk sel */
+
+/* DRAM needs update bit */
+static const char *dram_parents[] = {"pll_ddr0", "pll_ddr1"};
+NM_CLK(dram_clk,
+ A64_CLK_DRAM, "dram", dram_parents, /* id, name, parents */
+ 0xF4, /* offset */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* n factor (fake) */
+ 0, 2, 0, 0, /* m factor */
+ 20, 2, /* mux */
+ 0, /* gate */
+ AW_CLK_HAS_MUX); /* flags */
+
+static const char *de_parents[] = {"pll_periph0_2x", "pll_de"};
+NM_CLK(de_clk,
+ A64_CLK_DE, "de", de_parents, /* id, name, parents */
+ 0x104, /* offset */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* n factor (fake) */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_MUX | AW_CLK_HAS_GATE); /* flags */
+
+/* TCON0/1 Needs mux table */
+
+static const char *deinterlace_parents[] = {"pll_periph0", "pll_periph1"};
+NM_CLK(deinterlace_clk,
+ A64_CLK_DEINTERLACE, "deinterlace", deinterlace_parents, /* id, name, parents */
+ 0x124, /* offset */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* n factor (fake) */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_MUX | AW_CLK_HAS_GATE); /* flags */
+
+static const char *csi_sclk_parents[] = {"pll_periph0", "pll_periph1"};
+NM_CLK(csi_sclk_clk,
+ A64_CLK_CSI_SCLK, "csi-sclk", csi_sclk_parents, /* id, name, parents */
+ 0x134, /* offset */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* n factor (fake) */
+ 16, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_MUX | AW_CLK_HAS_GATE); /* flags */
+
+static const char *csi_mclk_parents[] = {"osc24M", "pll_video0", "pll_periph1"};
+NM_CLK(csi_mclk_clk,
+ A64_CLK_CSI_MCLK, "csi-mclk", csi_mclk_parents, /* id, name, parents */
+ 0x134, /* offset */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* n factor (fake) */
+ 0, 4, 0, 0, /* m factor */
+ 8, 2, /* mux */
+ 15, /* gate */
+ AW_CLK_HAS_MUX | AW_CLK_HAS_GATE); /* flags */
+
+static const char *ve_parents[] = {"pll_ve"};
+NM_CLK(ve_clk,
+ A64_CLK_VE, "ve", ve_parents, /* id, name, parents */
+ 0x13C, /* offset */
+ 16, 3, 0, 0, /* n factor */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* m factor (fake) */
+ 0, 0, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE); /* flags */
+
+static const char *hdmi_parents[] = {"pll_video0"};
+NM_CLK(hdmi_clk,
+ A64_CLK_HDMI, "hdmi", hdmi_parents, /* id, name, parents */
+ 0x150, /* offset */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* n factor (fake) */
+ 0, 4, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_MUX | AW_CLK_HAS_GATE); /* flags */
+
+static const char *mbus_parents[] = {"osc24M", "pll_periph0_2x", "pll_ddr0"};
+NM_CLK(mbus_clk,
+ A64_CLK_MBUS, "mbus", mbus_parents, /* id, name, parents */
+ 0x15C, /* offset */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* n factor (fake) */
+ 0, 3, 0, 0, /* m factor */
+ 24, 2, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_MUX | AW_CLK_HAS_GATE); /* flags */
+
+static const char *gpu_parents[] = {"pll_gpu"};
+NM_CLK(gpu_clk,
+ A64_CLK_GPU, "gpu", gpu_parents, /* id, name, parents */
+ 0x1A0, /* offset */
+ 0, 2, 0, 0, /* n factor */
+ 0, 0, 1, AW_CLK_FACTOR_FIXED, /* m factor (fake) */
+ 0, 0, /* mux */
+ 31, /* gate */
+ AW_CLK_HAS_GATE); /* flags */
+
+static struct aw_clk_nkmp_def *nkmp_clks[] = {
+ &pll_cpux_clk,
+ &pll_audio_clk,
+ &pll_periph0_2x_clk,
+ &pll_periph1_2x_clk,
+ &pll_ddr0_clk,
+ &pll_ddr1_clk,
+};
+
+static struct aw_clk_nm_def *nm_clks[] = {
+ &pll_video0_clk,
+ &pll_video1_clk,
+ &pll_ve_clk,
+ &pll_gpu_clk,
+ &pll_de_clk,
+ &pll_hsic_clk,
+ &apb2_clk,
+ &nand_clk,
+ &mmc0_clk,
+ &mmc1_clk,
+ &mmc2_clk,
+ &ts_clk,
+ &ce_clk,
+ &spi0_clk,
+ &spi1_clk,
+ &spdif_clk,
+ &dram_clk,
+ &de_clk,
+ &deinterlace_clk,
+ &csi_sclk_clk,
+ &csi_mclk_clk,
+ &ve_clk,
+ &hdmi_clk,
+ &mbus_clk,
+ &gpu_clk,
+};
+
+static struct aw_clk_prediv_mux_def *prediv_mux_clks[] = {
+ &ahb1_clk,
+ &ahb2_clk,
+};
+
+static struct clk_mux_def *mux_clks[] = {
+ &cpux_clk,
+ &i2s0mux_clk,
+ &i2s1mux_clk,
+ &i2s2mux_clk,
+};
+
+static struct clk_div_def *div_clks[] = {
+ &axi_clk,
+ &apb1_clk,
+ &apb_clk,
+};
+
+static struct clk_fixed_def *fixed_factor_clks[] = {
+ &osc12m_clk,
+ &pll_periph0_clk,
+ &pll_periph1_clk,
+ &pll_audio_2x_clk,
+ &pll_audio_4x_clk,
+ &pll_audio_8x_clk,
+};
+
+static struct aw_clk_init init_clks[] = {
+ {"ahb1", "pll_periph0", 0, false},
+ {"ahb2", "pll_periph0", 0, false},
+ {"dram", "pll_ddr", 0, false},
+};
+
+void
+ccu_a64_register_clocks(struct aw_ccung_softc *sc)
+{
+ int i;
+
+ sc->resets = a64_ccu_resets;
+ sc->nresets = nitems(a64_ccu_resets);
+ sc->gates = a64_ccu_gates;
+ sc->ngates = nitems(a64_ccu_gates);
+ sc->clk_init = init_clks;
+ sc->n_clk_init = nitems(init_clks);
+
+ for (i = 0; i < nitems(nkmp_clks); i++)
+ aw_clk_nkmp_register(sc->clkdom, nkmp_clks[i]);
+ for (i = 0; i < nitems(nm_clks); i++)
+ aw_clk_nm_register(sc->clkdom, nm_clks[i]);
+ for (i = 0; i < nitems(prediv_mux_clks); i++)
+ aw_clk_prediv_mux_register(sc->clkdom, prediv_mux_clks[i]);
+
+ for (i = 0; i < nitems(mux_clks); i++)
+ clknode_mux_register(sc->clkdom, mux_clks[i]);
+ for (i = 0; i < nitems(div_clks); i++)
+ clknode_div_register(sc->clkdom, div_clks[i]);
+ for (i = 0; i < nitems(fixed_factor_clks); i++)
+ clknode_fixed_register(sc->clkdom, fixed_factor_clks[i]);
+}
Added: head/sys/arm/allwinner/clkng/ccu_a64.h
==============================================================================
--- /dev/null 00:00:00 1970 (empty, because file is newly added)
+++ head/sys/arm/allwinner/clkng/ccu_a64.h Mon Jul 3 19:30:03 2017 (r320612)
@@ -0,0 +1,204 @@
+/*-
+ * Copyright (c) 2017 Emmanuel Vadot <manu at freebsd.org>
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+ * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
+ * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+ * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ * $FreeBSD$
+ */
+
+#ifndef __CCU_A64_H__
+#define __CCU_A64_H__
+
+#define A64_RST_USB_PHY0 0
+#define A64_RST_USB_PHY1 1
+#define A64_RST_USB_HSIC 2
+#define A64_RST_DRAM 3
+#define A64_RST_MBUS 4
+#define A64_RST_BUS_MIPI_DSI 5
+#define A64_RST_BUS_CE 6
+#define A64_RST_BUS_DMA 7
+#define A64_RST_BUS_MMC0 8
+#define A64_RST_BUS_MMC1 9
+#define A64_RST_BUS_MMC2 10
+#define A64_RST_BUS_NAND 11
+#define A64_RST_BUS_DRAM 12
+#define A64_RST_BUS_EMAC 13
+#define A64_RST_BUS_TS 14
+#define A64_RST_BUS_HSTIMER 15
+#define A64_RST_BUS_SPI0 16
+#define A64_RST_BUS_SPI1 17
+#define A64_RST_BUS_OTG 18
+#define A64_RST_BUS_EHCI0 19
+#define A64_RST_BUS_EHCI1 20
+#define A64_RST_BUS_OHCI0 21
+#define A64_RST_BUS_OHCI1 22
+#define A64_RST_BUS_VE 23
+#define A64_RST_BUS_TCON0 24
+#define A64_RST_BUS_TCON1 25
+#define A64_RST_BUS_DEINTERLACE 26
+#define A64_RST_BUS_CSI 27
+#define A64_RST_BUS_HDMI0 28
+#define A64_RST_BUS_HDMI1 29
+#define A64_RST_BUS_DE 30
+#define A64_RST_BUS_GPU 31
+#define A64_RST_BUS_MSGBOX 32
+#define A64_RST_BUS_SPINLOCK 33
+#define A64_RST_BUS_DBG 34
+#define A64_RST_BUS_LVDS 35
+#define A64_RST_BUS_CODEC 36
+#define A64_RST_BUS_SPDIF 37
+#define A64_RST_BUS_THS 38
+#define A64_RST_BUS_I2S0 39
+#define A64_RST_BUS_I2S1 40
+#define A64_RST_BUS_I2S2 41
+#define A64_RST_BUS_I2C0 42
+#define A64_RST_BUS_I2C1 43
+#define A64_RST_BUS_I2C2 44
+#define A64_RST_BUS_SCR 45
+#define A64_RST_BUS_UART0 46
+#define A64_RST_BUS_UART1 47
+#define A64_RST_BUS_UART2 48
+#define A64_RST_BUS_UART3 49
+#define A64_RST_BUS_UART4 50
+
+#define A64_CLK_OSC_12M 0
+#define A64_CLK_PLL_CPUX 1
+#define A64_CLK_PLL_AUDIO_BASE 2
+#define A64_CLK_PLL_AUDIO 3
+#define A64_CLK_PLL_AUDIO_2X 4
+#define A64_CLK_PLL_AUDIO_4X 5
+#define A64_CLK_PLL_AUDIO_8X 6
+#define A64_CLK_PLL_VIDEO0 7
+#define A64_CLK_PLL_VIDEO0_2X 8
+#define A64_CLK_PLL_VE 9
+#define A64_CLK_PLL_DDR0 10
+#define A64_CLK_PLL_PERIPH0 11
+#define A64_CLK_PLL_PERIPH0_2X 12
+#define A64_CLK_PLL_PERIPH1 13
+#define A64_CLK_PLL_PERIPH1_2X 14
+#define A64_CLK_PLL_VIDEO1 15
+#define A64_CLK_PLL_GPU 16
+#define A64_CLK_PLL_MIPI 17
+#define A64_CLK_PLL_HSIC 18
+#define A64_CLK_PLL_DE 19
+#define A64_CLK_PLL_DDR1 20
+#define A64_CLK_CPUX 21
+#define A64_CLK_AXI 22
+#define A64_CLK_APB 23
+#define A64_CLK_AHB1 24
+#define A64_CLK_APB1 25
+#define A64_CLK_APB2 26
+#define A64_CLK_AHB2 27
+#define A64_CLK_BUS_MIPI_DSI 28
+#define A64_CLK_BUS_CE 29
+#define A64_CLK_BUS_DMA 30
+#define A64_CLK_BUS_MMC0 31
+#define A64_CLK_BUS_MMC1 32
+#define A64_CLK_BUS_MMC2 33
+#define A64_CLK_BUS_NAND 34
+#define A64_CLK_BUS_DRAM 35
+#define A64_CLK_BUS_EMAC 36
+#define A64_CLK_BUS_TS 37
+#define A64_CLK_BUS_HSTIMER 38
+#define A64_CLK_BUS_SPI0 39
+#define A64_CLK_BUS_SPI1 40
+#define A64_CLK_BUS_OTG 41
+#define A64_CLK_BUS_EHCI0 42
+#define A64_CLK_BUS_EHCI1 43
+#define A64_CLK_BUS_OHCI0 44
+#define A64_CLK_BUS_OHCI1 45
+#define A64_CLK_BUS_VE 46
+#define A64_CLK_BUS_TCON0 47
+#define A64_CLK_BUS_TCON1 48
+#define A64_CLK_BUS_DEINTERLACE 49
+#define A64_CLK_BUS_CSI 50
+#define A64_CLK_BUS_HDMI 51
+#define A64_CLK_BUS_DE 52
+#define A64_CLK_BUS_GPU 53
+#define A64_CLK_BUS_MSGBOX 54
+#define A64_CLK_BUS_SPINLOCK 55
+#define A64_CLK_BUS_CODEC 56
+#define A64_CLK_BUS_SPDIF 57
+#define A64_CLK_BUS_PIO 58
+#define A64_CLK_BUS_THS 59
+#define A64_CLK_BUS_I2S0 60
+#define A64_CLK_BUS_I2S1 61
+#define A64_CLK_BUS_I2S2 62
+#define A64_CLK_BUS_I2C0 63
+#define A64_CLK_BUS_I2C1 64
+#define A64_CLK_BUS_I2C2 65
+#define A64_CLK_BUS_SCR 66
+#define A64_CLK_BUS_UART0 67
+#define A64_CLK_BUS_UART1 68
+#define A64_CLK_BUS_UART2 69
+#define A64_CLK_BUS_UART3 70
+#define A64_CLK_BUS_UART4 71
+#define A64_CLK_BUS_DBG 72
+#define A64_CLK_THS 73
+#define A64_CLK_NAND 74
+#define A64_CLK_MMC0 75
+#define A64_CLK_MMC1 76
+#define A64_CLK_MMC2 77
+#define A64_CLK_TS 78
+#define A64_CLK_CE 79
+#define A64_CLK_SPI0 80
+#define A64_CLK_SPI1 81
+#define A64_CLK_I2S0 82
+#define A64_CLK_I2S1 83
+#define A64_CLK_I2S2 84
+#define A64_CLK_SPDIF 85
+#define A64_CLK_USB_PHY0 86
+#define A64_CLK_USB_PHY1 87
+#define A64_CLK_USB_HSIC 88
+#define A64_CLK_USB_HSIC_12M 89
+#define A64_CLK_USB_OHCI0_12M 90
+#define A64_CLK_USB_OHCI0 91
+#define A64_CLK_USB_OHCI1_12M 92
+#define A64_CLK_USB_OHCI1 93
+#define A64_CLK_DRAM 94
*** DIFF OUTPUT TRUNCATED AT 1000 LINES ***
More information about the svn-src-head
mailing list