Hiya! What's the semantics of this? The mips24k/mips74k cores support a kind of write combining but only within a cache line - ie, it buffers writes to the same cache line, then the first non-cacheline access flushes it out. It's for things like accelerated framebuffer writes. Is this similar to what you've just added? -a