[Bug 193230] New: [patch] cad/iverilog plist issues if port is already installed

[bugzilla-noreply at freebsd.org]

https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=193230

            Bug ID: 193230
           Summary: [patch] cad/iverilog plist issues if port is already
                    installed
           Product: Ports Tree
           Version: Latest
          Hardware: Any
                OS: Any
            Status: Needs Triage
          Severity: Affects Only Me
          Priority: ---
         Component: Individual Port(s)
          Assignee: freebsd-ports-bugs at FreeBSD.org
          Reporter: truckman at FreeBSD.org

Created attachment 146634
  --> https://bugs.freebsd.org/bugzilla/attachment.cgi?id=146634&action=edit
patch to fix iverilog plist issue when reinstalling from source

If the cad/verilog port (iverilog-0.9.7) is installed, then the port does not
properly install all of its files in the stage directory when it is rebuilt. 
This can happen when the port is upgraded or reinstalled with portupgrade (and
most likely portmaster as well).  The problem is that the Makefiles in the
source distribution compare the timestamps of the include files (and various
other files) under PREFIX to the timestamps of the corresponding files in the
source, and only install these files under STAGEDIR if the source files are
newer.  If the timestamps match, then the files are not installed under
STAGEDIR and check-plist will detect that they are missing.

This problem does not affect poudriere builds because it always starts without
the port installed.

To reproduce:
  Install the port, either with a pre-built package or by building and
installing
  the port.

  cd cad/iverilog

  make stage

  make check-plist

====> Checking for pkg-plist issues (check-plist)
===> Parsing plist
===> Checking for items in STAGEDIR missing from pkg-plist
===> Checking for directories owned by MTREEs
===> Checking for directories handled by dependencies
===> Checking for items in pkg-plist which are not in STAGEDIR
Error: Missing: include/iverilog/acc_user.h
Error: Missing: include/iverilog/ivl_target.h
Error: Missing: include/iverilog/veriuser.h
Error: Missing: include/iverilog/vpi_user.h
Error: Missing: lib/ivl/include/constants.vams
Error: Missing: lib/ivl/include/disciplines.vams
Error: Missing: lib/ivl/null-s.conf
Error: Missing: lib/ivl/null.conf
Error: Missing: lib/ivl/stub-s.conf
Error: Missing: lib/ivl/stub.conf
Error: Missing: lib/ivl/system.sft
Error: Missing: lib/ivl/v2005_math.sft
Error: Missing: lib/ivl/va_math.sft
Error: Missing: lib/ivl/vhdl-s.conf
Error: Missing: lib/ivl/vhdl.conf
===> Error: Plist issues found.
*** Error code 1

Stop in /usr/ports/cad/iverilog.

-- 
You are receiving this mail because:
You are the assignee for the bug.