ports/176354: [new port]: cad/logisim Design and simulate logic circuits

pawel at FreeBSD.org pawel at FreeBSD.org
Sat Mar 2 13:28:03 UTC 2013

Previous message: ports/176601: [patch] - update sysutils/rsyslog7 to version 7.2.5
Next message: ports/176354: commit references a PR
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Synopsis: [new port]: cad/logisim Design and simulate logic circuits

State-Changed-From-To: open->closed
State-Changed-By: pawel
State-Changed-When: Sat Mar 2 13:28:02 UTC 2013
State-Changed-Why: 
New port added, with minor changes. Thanks!

http://www.freebsd.org/cgi/query-pr.cgi?pr=176354

Previous message: ports/176601: [patch] - update sysutils/rsyslog7 to version 7.2.5
Next message: ports/176354: commit references a PR
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the freebsd-ports-bugs mailing list