Is this an AMD class CPU? The way the counters work on some platforms is that they count _up_ to an overflow value, trigger the overflow interrupt, and PMC then is supposed to calculate what the original value was. It sounds like maybe that isn't working correctly for a certain class of counters? Adrian