[PATCH] Fix initialization of i8259 controller on MALTA

[Warner Losh]

On Jul 15, 2011, at 4:08 AM, Adrian Chadd wrote:
> The obvious question - is QEMU correct here?
> 
> Has anyone tried this on a real board?

I'm not sure this has booted on a real board in a long time.  Not because it is broken, but because the MALTA boards are kinda old.

Warner

> 
> Adrian
> 
> On 15 July 2011 08:16, Robert Millan <rmh at debian.org> wrote:
>> Hi,
>> 
>> i8259 controller is initialized incorrectly on MALTA.  It writes mask
>> bits to control register and control bits to mask register.
>> 
>> The former causes ICW1_RESET|ICW1_LTIM combination to be written to
>> control register, which on QEMU results in "level sensitive irq not
>> supported" error.
>> 
>> --
>> Robert Millan
>> 
>> _______________________________________________
>> freebsd-mips at freebsd.org mailing list
>> http://lists.freebsd.org/mailman/listinfo/freebsd-mips
>> To unsubscribe, send any mail to "freebsd-mips-unsubscribe at freebsd.org"
>> 
>> 
> _______________________________________________
> freebsd-mips at freebsd.org mailing list
> http://lists.freebsd.org/mailman/listinfo/freebsd-mips
> To unsubscribe, send any mail to "freebsd-mips-unsubscribe at freebsd.org"
> 
>