memory barriers in bus_dmamap_sync() ?
rizzo at iet.unipi.it
Tue Jan 10 21:20:21 UTC 2012
I was glancing through manpages and implementations of bus_dma(9)
and i am a bit unclear on what this API (in particular, bus_dmamap_sync() )
does in terms of memory barriers.
I see that the x86/amd64 and ia64 code only does the bounce buffers.
The mips seems to do some coherency-related calls.
How do we guarantee, say, that a recently built packet is
to memory before issuing the tx command to the NIC ?
More information about the freebsd-current