How to determine the L2 cache size on non-AMD CPUs (automatic page queue color tuning)?

[Alexander Leidinger]

On Wed, 16 Jun 2004 11:11:02 +0100
Bruce M Simpson <bms at spc.org> wrote:

> On Wed, Jun 16, 2004 at 11:46:26AM +0200, Martin Nilsson wrote:
> > The more expensive intel processors also have L3 caches of 1-4MB.
> > Since intels processors are built with inclusive caches (data in L2 
> > cache is also present in L3) shouldn't the value used be that of the 
> > largest cache be it L2 or L3?
> > 
> > How much effct on performance does a wrong cache size value have?
> 
> Gag. I posted something on this whole subject last *year*, and still
> haven't gotten round to code.

I found it:
http://unix.derkeiler.com/Mailing-Lists/FreeBSD/hackers/2003-06/0462.html

Bye,
Alexander.

-- 
           I'm available to get hired (preferred in .lu).

http://www.Leidinger.net                       Alexander @ Leidinger.net
  GPG fingerprint = C518 BC70 E67F 143F BE91  3365 79E2 9C60 B006 3FE7