[Bug 255556] Add Apollo Lake SIO/LPSS UARTs PCI IDs

[bugzilla-noreply at freebsd.org]

https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=255556

--- Comment #2 from commit-hook at FreeBSD.org ---
A commit in branch main references this bug:

URL:
https://cgit.FreeBSD.org/src/commit/?id=8f1562430fbb83f6cedff6450e1aa1b593e3d7e7

commit 8f1562430fbb83f6cedff6450e1aa1b593e3d7e7
Author:     Jose Luis Duran <jlduran at gmail.com>
AuthorDate: 2021-05-02 21:20:25 +0000
Commit:     Konstantin Belousov <kib at FreeBSD.org>
CommitDate: 2021-05-03 11:38:52 +0000

    Add Apollo Lake SIO/LPSS UARTs PCI IDs

    Add PCI IDs for Intel Apollo Lake Series HSUARTs:

        # pciconf -ll
        drv   selector      class    rev  hdr  vendor device subven subdev
        uart0 at pci0:0:24:0:  118000   0b   00   8086   5abc   8086   7270
        uart1 at pci0:0:24:1:  118000   0b   00   8086   5abe   8086   7270
        uart2 at pci0:0:24:2:  118000   0b   00   8086   5ac0   8086   7270
        uart3 at pci0:0:24:3:  118000   0b   00   8086   5aee   8086   7270

    NB (Intel Document Number 336256-004US):
    1. The E3900 and A3900 Series Processors support four LPSS_UART ports,
       while the N- and J- Series Processors support only LPSS_UART [2:1]
       ports.
    2. The LPSS_UART1 port is dedicated for discrete Global Navigation
       Satellite System (GNSS).  This port can be used for generic UART
       functionality if GNSS is not used.
    3. The LPSS_UART2 port is dedicated for host OS debug.
    4. The LPSS_UART0 and LPSS_UART3 ports are for generic UART functionality.
    5. Only UART [1:0] ports support DMA.

    PR:     255556
    Submitted by:   Jose Luis Duran <jlduran at gmail.com>
    MFC after:      1 week

 sys/dev/uart/uart_bus_pci.c | 8 ++++++++
 1 file changed, 8 insertions(+)

-- 
You are receiving this mail because:
You are the assignee for the bug.