git: 35e62b00c334 - main - cxgbetool(8): Update the register definitions used to decode regdump.

Navdeep Parhar np at FreeBSD.org
Wed Jul 14 01:01:42 UTC 2021


The branch main has been updated by np:

URL: https://cgit.FreeBSD.org/src/commit/?id=35e62b00c3342cffee042093b72a52f3f19e5263

commit 35e62b00c3342cffee042093b72a52f3f19e5263
Author:     Navdeep Parhar <np at FreeBSD.org>
AuthorDate: 2021-07-14 00:51:13 +0000
Commit:     Navdeep Parhar <np at FreeBSD.org>
CommitDate: 2021-07-14 00:55:55 +0000

    cxgbetool(8): Update the register definitions used to decode regdump.
    
    Obtained from:  Chelsio Communications
    MFC after:      1 week
    Sponsored by:   Chelsio Communications
---
 usr.sbin/cxgbetool/reg_defs_t5.c | 304 +------------
 usr.sbin/cxgbetool/reg_defs_t6.c | 955 +--------------------------------------
 2 files changed, 25 insertions(+), 1234 deletions(-)

diff --git a/usr.sbin/cxgbetool/reg_defs_t5.c b/usr.sbin/cxgbetool/reg_defs_t5.c
index ff84f00f297a..f5f64da7ebd2 100644
--- a/usr.sbin/cxgbetool/reg_defs_t5.c
+++ b/usr.sbin/cxgbetool/reg_defs_t5.c
@@ -1,6 +1,6 @@
 /* This file is automatically generated --- changes will be lost */
-/* Generation Date : Mon Dec  7 19:40:45 IST 2015 */
-/* Directory name: t5_reg.txt, Changeset: 6934:86d3c0167c2c */
+/* Generation Date : Tue Jan 28 03:02:12 IST 2020 */
+/* Directory name: t5_reg.txt, Changeset: 6941:9063655afd44 */
 __FBSDID("$FreeBSD$");
 
 struct reg_info t5_sge_regs[] = {
@@ -43607,21 +43607,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
 	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x33100, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -43748,21 +43733,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
 	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x33400, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -43889,21 +43859,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
 	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x33500, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -44030,21 +43985,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
 	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x33900, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -44171,21 +44111,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
 	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x33200, 0 },
 		{ "T5_RX_LINKEN", 15, 1 },
 		{ "T5_RX_LINKRST", 14, 1 },
@@ -47754,21 +47679,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
 	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x37100, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -47895,21 +47805,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
 	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x37400, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -48036,21 +47931,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
 	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x37500, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -48177,21 +48057,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
 	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x37900, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -48318,21 +48183,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
 	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x37200, 0 },
 		{ "T5_RX_LINKEN", 15, 1 },
 		{ "T5_RX_LINKRST", 14, 1 },
@@ -51901,21 +51751,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
 	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x3b100, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -52042,21 +51877,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
 	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x3b400, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -52183,21 +52003,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
 	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x3b500, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -52324,21 +52129,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
 	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x3b900, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -52465,21 +52255,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
 	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x3b200, 0 },
 		{ "T5_RX_LINKEN", 15, 1 },
 		{ "T5_RX_LINKRST", 14, 1 },
@@ -56048,21 +55823,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
 	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x3f100, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -56189,21 +55949,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
 	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x3f400, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -56330,21 +56075,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
 	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x3f500, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -56471,21 +56201,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
 	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x3f900, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -56612,21 +56327,6 @@ struct reg_info t5_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
-		{ "C0MAX", 8, 5 },
-		{ "C0MIN", 0, 5 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
-		{ "C2MAX", 8, 6 },
-		{ "C2MIN", 0, 6 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
 	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x3f200, 0 },
 		{ "T5_RX_LINKEN", 15, 1 },
 		{ "T5_RX_LINKRST", 14, 1 },
diff --git a/usr.sbin/cxgbetool/reg_defs_t6.c b/usr.sbin/cxgbetool/reg_defs_t6.c
index f8a353b446de..23a3d6d44a5a 100644
--- a/usr.sbin/cxgbetool/reg_defs_t6.c
+++ b/usr.sbin/cxgbetool/reg_defs_t6.c
@@ -1,6 +1,6 @@
 /* This file is automatically generated --- changes will be lost */
-/* Generation Date : Wed Jan 27 10:58:12 IST 2016 */
-/* Directory name: t6_reg.txt, Changeset: 4191:ce3ccd95c109 */
+/* Generation Date : Tue Jan 28 03:02:08 IST 2020 */
+/* Directory name: t6_reg.txt, Changeset: 4272:a648ba4d5c0c */
 __FBSDID("$FreeBSD$");
 
 struct reg_info t6_sge_regs[] = {
@@ -760,6 +760,21 @@ struct reg_info t6_sge_regs[] = {
 	{ "SGE_PC0_RSP_BIST_ERROR_CNT", 0x11a4, 0 },
 	{ "SGE_PC1_RSP_BIST_CMD", 0x11b0, 0 },
 	{ "SGE_PC1_RSP_BIST_ERROR_CNT", 0x11b4, 0 },
+	{ "SGE_DBQ_TIMER_THRESH0", 0x11b8, 0 },
+		{ "TxTimeTh3", 24, 6 },
+		{ "TxTimeTh2", 16, 6 },
+		{ "TxTimeTh1", 8, 6 },
+		{ "TxTimeTh0", 0, 6 },
+	{ "SGE_DBQ_TIMER_THRESH1", 0x11bc, 0 },
+		{ "TxTimeTh7", 24, 6 },
+		{ "TxTimeTh6", 16, 6 },
+		{ "TxTimeTh5", 8, 6 },
+		{ "TxTimeTh4", 0, 6 },
+	{ "SGE_DBQ_TIMER_CONFIG", 0x11c0, 0 },
+	{ "SGE_DBQ_TIMER_DBG", 0x11c4, 0 },
+		{ "dbq_timer_cmd", 31, 1 },
+		{ "dbq_timer_index", 24, 6 },
+		{ "dbq_timer_qcnt", 0, 17 },
 	{ "SGE_CTXT_CMD", 0x11fc, 0 },
 		{ "Busy", 31, 1 },
 		{ "Opcode", 28, 2 },
@@ -39712,6 +39727,12 @@ struct reg_info t6_le_regs[] = {
 	{ "LE_DB_DBGI_RSP_DATA", 0x19dc0, 0 },
 	{ "LE_DB_DBGI_RSP_DATA", 0x19dc4, 0 },
 	{ "LE_DB_DBGI_RSP_DATA", 0x19dc8, 0 },
+	{ "LE_DB_DBGI_RSP_DATA", 0x19dcc, 0 },
+	{ "LE_DB_DBGI_RSP_DATA", 0x19dd0, 0 },
+	{ "LE_DB_DBGI_RSP_DATA", 0x19dd4, 0 },
+	{ "LE_DB_DBGI_RSP_DATA", 0x19dd8, 0 },
+	{ "LE_DB_DBGI_RSP_DATA", 0x19ddc, 0 },
+	{ "LE_DB_DBGI_RSP_DATA", 0x19de0, 0 },
 	{ "LE_DB_TCAM_TID_BASE", 0x19df0, 0 },
 	{ "LE_DB_CLCAM_TID_BASE", 0x19df4, 0 },
 	{ "LE_DB_HASH_TID_BASE", 0x19df8, 0 },
@@ -42611,37 +42632,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-		{ "C0PRESET", 8, 7 },
-		{ "C0INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 7 },
-		{ "C0MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C1_INIT_EXTENDED", 0x30018, 0 },
-		{ "C1PRESET", 8, 7 },
-		{ "C1INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C2_INIT_EXTENDED", 0x30028, 0 },
-		{ "C2PRESET", 8, 7 },
-		{ "C2INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 7 },
-		{ "C2MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_V2_LIMIT_EXTENDED", 0x30040, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C3_INIT_EXTENDED", 0x30048, 0 },
-		{ "C3PRESET", 8, 7 },
-		{ "C3INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C3_LIMIT_EXTENDED", 0x30050, 0 },
-		{ "C3MAX", 8, 7 },
-		{ "C3MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C0_INIT2_EXTENDED", 0x3005c, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C1_INIT2_EXTENDED", 0x30060, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C2_INIT2_EXTENDED", 0x30068, 0 },
-	{ "MAC_PORT_TX_LINKA_TRANSMIT_AE_C3_INIT2_EXTENDED", 0x30070, 0 },
 	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x33100, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -42820,37 +42810,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-		{ "C0PRESET", 8, 7 },
-		{ "C0INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 7 },
-		{ "C0MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C1_INIT_EXTENDED", 0x30018, 0 },
-		{ "C1PRESET", 8, 7 },
-		{ "C1INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C2_INIT_EXTENDED", 0x30028, 0 },
-		{ "C2PRESET", 8, 7 },
-		{ "C2INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 7 },
-		{ "C2MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_V2_LIMIT_EXTENDED", 0x30040, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C3_INIT_EXTENDED", 0x30048, 0 },
-		{ "C3PRESET", 8, 7 },
-		{ "C3INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C3_LIMIT_EXTENDED", 0x30050, 0 },
-		{ "C3MAX", 8, 7 },
-		{ "C3MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C0_INIT2_EXTENDED", 0x3005c, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C1_INIT2_EXTENDED", 0x30060, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C2_INIT2_EXTENDED", 0x30068, 0 },
-	{ "MAC_PORT_TX_LINKB_TRANSMIT_AE_C3_INIT2_EXTENDED", 0x30070, 0 },
 	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x33400, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -43029,37 +42988,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-		{ "C0PRESET", 8, 7 },
-		{ "C0INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 7 },
-		{ "C0MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C1_INIT_EXTENDED", 0x30018, 0 },
-		{ "C1PRESET", 8, 7 },
-		{ "C1INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C2_INIT_EXTENDED", 0x30028, 0 },
-		{ "C2PRESET", 8, 7 },
-		{ "C2INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 7 },
-		{ "C2MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_V2_LIMIT_EXTENDED", 0x30040, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C3_INIT_EXTENDED", 0x30048, 0 },
-		{ "C3PRESET", 8, 7 },
-		{ "C3INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C3_LIMIT_EXTENDED", 0x30050, 0 },
-		{ "C3MAX", 8, 7 },
-		{ "C3MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C0_INIT2_EXTENDED", 0x3005c, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C1_INIT2_EXTENDED", 0x30060, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C2_INIT2_EXTENDED", 0x30068, 0 },
-	{ "MAC_PORT_TX_LINKC_TRANSMIT_AE_C3_INIT2_EXTENDED", 0x30070, 0 },
 	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x33500, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -43238,37 +43166,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-		{ "C0PRESET", 8, 7 },
-		{ "C0INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 7 },
-		{ "C0MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C1_INIT_EXTENDED", 0x30018, 0 },
-		{ "C1PRESET", 8, 7 },
-		{ "C1INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C2_INIT_EXTENDED", 0x30028, 0 },
-		{ "C2PRESET", 8, 7 },
-		{ "C2INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 7 },
-		{ "C2MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_V2_LIMIT_EXTENDED", 0x30040, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C3_INIT_EXTENDED", 0x30048, 0 },
-		{ "C3PRESET", 8, 7 },
-		{ "C3INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C3_LIMIT_EXTENDED", 0x30050, 0 },
-		{ "C3MAX", 8, 7 },
-		{ "C3MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C0_INIT2_EXTENDED", 0x3005c, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C1_INIT2_EXTENDED", 0x30060, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C2_INIT2_EXTENDED", 0x30068, 0 },
-	{ "MAC_PORT_TX_LINKD_TRANSMIT_AE_C3_INIT2_EXTENDED", 0x30070, 0 },
 	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x33900, 0 },
 		{ "T5_TX_LINKEN", 15, 1 },
 		{ "T5_TX_LINKRST", 14, 1 },
@@ -43447,37 +43344,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "JTAGTS", 2, 1 },
 		{ "TS", 1, 1 },
 		{ "OBS", 0, 1 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_STEP_SIZE_EXTENDED", 0x30000, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
-		{ "C0PRESET", 8, 7 },
-		{ "C0INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C0_LIMIT_EXTENDED", 0x30010, 0 },
-		{ "C0MAX", 8, 7 },
-		{ "C0MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C1_INIT_EXTENDED", 0x30018, 0 },
-		{ "C1PRESET", 8, 7 },
-		{ "C1INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C1_LIMIT_EXTENDED", 0x30020, 0 },
-		{ "C1MAX", 8, 7 },
-		{ "C1MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C2_INIT_EXTENDED", 0x30028, 0 },
-		{ "C2PRESET", 8, 7 },
-		{ "C2INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C2_LIMIT_EXTENDED", 0x30030, 0 },
-		{ "C2MAX", 8, 7 },
-		{ "C2MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_VM_LIMIT_EXTENDED", 0x30038, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_V2_LIMIT_EXTENDED", 0x30040, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C3_INIT_EXTENDED", 0x30048, 0 },
-		{ "C3PRESET", 8, 7 },
-		{ "C3INIT1", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C3_LIMIT_EXTENDED", 0x30050, 0 },
-		{ "C3MAX", 8, 7 },
-		{ "C3MIN", 0, 7 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C0_INIT2_EXTENDED", 0x3005c, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C1_INIT2_EXTENDED", 0x30060, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C2_INIT2_EXTENDED", 0x30068, 0 },
-	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AE_C3_INIT2_EXTENDED", 0x30070, 0 },
 	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x33200, 0 },
 		{ "T5_RX_LINKEN", 15, 1 },
 		{ "T5_RX_LINKRST", 14, 1 },
@@ -43801,68 +43667,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "FPRBSOFF", 0, 1 },
 	{ "MAC_PORT_RX_LINKA_DFE_TAP_CONTROL", 0x332c0, 0 },
 	{ "MAC_PORT_RX_LINKA_DFE_TAP", 0x332c4, 0 },
-	{ "MAC_PORT_RX_LINKA_DFE_TAP_ENABLE", 0x32a00, 0 },
-		{ "INDEX", 1, 15 },
-	{ "MAC_PORT_RX_LINKA_DFE_H1", 0x32a04, 0 },
-		{ "H1OSN", 13, 3 },
-		{ "H1OMAG", 8, 5 },
-		{ "H1ESN", 6, 2 },
-		{ "H1EMAG", 0, 6 },
-	{ "MAC_PORT_RX_LINKA_DFE_H2", 0x32a08, 0 },
-		{ "H2OSN", 13, 2 },
-		{ "H2OMAG", 8, 5 },
-		{ "H2ESN", 5, 2 },
-		{ "H2EMAG", 0, 5 },
-	{ "MAC_PORT_RX_LINKA_DFE_H3", 0x32a0c, 0 },
-		{ "H3OSN", 12, 2 },
-		{ "H3OMAG", 8, 4 },
-		{ "H3ESN", 4, 2 },
-		{ "H3EMAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKA_DFE_H4", 0x32a10, 0 },
-		{ "H4SN", 4, 2 },
-		{ "H4MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKA_DFE_H5", 0x32a14, 0 },
-		{ "H5GS", 6, 2 },
-		{ "H5SN", 4, 2 },
-		{ "H5MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKA_DFE_H6_AND_H7", 0x32a18, 0 },
-		{ "H7GS", 14, 2 },
-		{ "H7SN", 12, 2 },
-		{ "H7MAG", 8, 4 },
-		{ "H6GS", 6, 2 },
-		{ "H6SN", 4, 2 },
-		{ "H6MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKA_DFE_H8_AND_H9", 0x32a1c, 0 },
-		{ "H9GS", 14, 2 },
-		{ "H9SN", 12, 2 },
-		{ "H9MAG", 8, 4 },
-		{ "H8GS", 6, 2 },
-		{ "H8SN", 4, 2 },
-		{ "H8MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKA_DFE_H10_AND_H11", 0x32a20, 0 },
-		{ "H11GS", 14, 2 },
-		{ "H11SN", 12, 2 },
-		{ "H11MAG", 8, 4 },
-		{ "H10GS", 6, 2 },
-		{ "H10SN", 4, 2 },
-		{ "H10MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKA_DFE_H12_13", 0x32a24, 0 },
-		{ "H13GS", 13, 3 },
-		{ "H13SN", 10, 3 },
-		{ "H13MAG", 8, 2 },
-		{ "H12GS", 6, 2 },
-		{ "H12SN", 4, 2 },
-		{ "H12MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKA_DFE_H14_15", 0x32a28, 0 },
-		{ "H15GS", 13, 3 },
-		{ "H15SN", 10, 3 },
-		{ "H15MAG", 8, 2 },
-		{ "H14GS", 6, 2 },
-		{ "H14SN", 4, 2 },
-		{ "H14MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKA_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA", 0x32a2c, 0 },
-		{ "H1ODELTA", 8, 5 },
-		{ "H1EDELTA", 0, 6 },
 	{ "MAC_PORT_RX_LINKA_RECEIVER_INTERNAL_STATUS_2", 0x332e4, 0 },
 		{ "STNDBYSTAT", 15, 1 },
 		{ "CALSDONE", 14, 1 },
@@ -44245,68 +44049,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "FPRBSOFF", 0, 1 },
 	{ "MAC_PORT_RX_LINKB_DFE_TAP_CONTROL", 0x333c0, 0 },
 	{ "MAC_PORT_RX_LINKB_DFE_TAP", 0x333c4, 0 },
-	{ "MAC_PORT_RX_LINKB_DFE_TAP_ENABLE", 0x32b00, 0 },
-		{ "INDEX", 1, 15 },
-	{ "MAC_PORT_RX_LINKB_DFE_H1", 0x32b04, 0 },
-		{ "H1OSN", 13, 3 },
-		{ "H1OMAG", 8, 5 },
-		{ "H1ESN", 6, 2 },
-		{ "H1EMAG", 0, 6 },
-	{ "MAC_PORT_RX_LINKB_DFE_H2", 0x32b08, 0 },
-		{ "H2OSN", 13, 2 },
-		{ "H2OMAG", 8, 5 },
-		{ "H2ESN", 5, 2 },
-		{ "H2EMAG", 0, 5 },
-	{ "MAC_PORT_RX_LINKB_DFE_H3", 0x32b0c, 0 },
-		{ "H3OSN", 12, 2 },
-		{ "H3OMAG", 8, 4 },
-		{ "H3ESN", 4, 2 },
-		{ "H3EMAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKB_DFE_H4", 0x32b10, 0 },
-		{ "H4SN", 4, 2 },
-		{ "H4MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKB_DFE_H5", 0x32b14, 0 },
-		{ "H5GS", 6, 2 },
-		{ "H5SN", 4, 2 },
-		{ "H5MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKB_DFE_H6_AND_H7", 0x32b18, 0 },
-		{ "H7GS", 14, 2 },
-		{ "H7SN", 12, 2 },
-		{ "H7MAG", 8, 4 },
-		{ "H6GS", 6, 2 },
-		{ "H6SN", 4, 2 },
-		{ "H6MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKB_DFE_H8_AND_H9", 0x32b1c, 0 },
-		{ "H9GS", 14, 2 },
-		{ "H9SN", 12, 2 },
-		{ "H9MAG", 8, 4 },
-		{ "H8GS", 6, 2 },
-		{ "H8SN", 4, 2 },
-		{ "H8MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKB_DFE_H10_AND_H11", 0x32b20, 0 },
-		{ "H11GS", 14, 2 },
-		{ "H11SN", 12, 2 },
-		{ "H11MAG", 8, 4 },
-		{ "H10GS", 6, 2 },
-		{ "H10SN", 4, 2 },
-		{ "H10MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKB_DFE_H12_13", 0x32b24, 0 },
-		{ "H13GS", 13, 3 },
-		{ "H13SN", 10, 3 },
-		{ "H13MAG", 8, 2 },
-		{ "H12GS", 6, 2 },
-		{ "H12SN", 4, 2 },
-		{ "H12MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKB_DFE_H14_15", 0x32b28, 0 },
-		{ "H15GS", 13, 3 },
-		{ "H15SN", 10, 3 },
-		{ "H15MAG", 8, 2 },
-		{ "H14GS", 6, 2 },
-		{ "H14SN", 4, 2 },
-		{ "H14MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKB_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA", 0x32b2c, 0 },
-		{ "H1ODELTA", 8, 5 },
-		{ "H1EDELTA", 0, 6 },
 	{ "MAC_PORT_RX_LINKB_RECEIVER_INTERNAL_STATUS_2", 0x333e4, 0 },
 		{ "STNDBYSTAT", 15, 1 },
 		{ "CALSDONE", 14, 1 },
@@ -44689,68 +44431,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "FPRBSOFF", 0, 1 },
 	{ "MAC_PORT_RX_LINKC_DFE_TAP_CONTROL", 0x336c0, 0 },
 	{ "MAC_PORT_RX_LINKC_DFE_TAP", 0x336c4, 0 },
-	{ "MAC_PORT_RX_LINKC_DFE_TAP_ENABLE", 0x32e00, 0 },
-		{ "INDEX", 1, 15 },
-	{ "MAC_PORT_RX_LINKC_DFE_H1", 0x32e04, 0 },
-		{ "H1OSN", 13, 3 },
-		{ "H1OMAG", 8, 5 },
-		{ "H1ESN", 6, 2 },
-		{ "H1EMAG", 0, 6 },
-	{ "MAC_PORT_RX_LINKC_DFE_H2", 0x32e08, 0 },
-		{ "H2OSN", 13, 2 },
-		{ "H2OMAG", 8, 5 },
-		{ "H2ESN", 5, 2 },
-		{ "H2EMAG", 0, 5 },
-	{ "MAC_PORT_RX_LINKC_DFE_H3", 0x32e0c, 0 },
-		{ "H3OSN", 12, 2 },
-		{ "H3OMAG", 8, 4 },
-		{ "H3ESN", 4, 2 },
-		{ "H3EMAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKC_DFE_H4", 0x32e10, 0 },
-		{ "H4SN", 4, 2 },
-		{ "H4MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKC_DFE_H5", 0x32e14, 0 },
-		{ "H5GS", 6, 2 },
-		{ "H5SN", 4, 2 },
-		{ "H5MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKC_DFE_H6_AND_H7", 0x32e18, 0 },
-		{ "H7GS", 14, 2 },
-		{ "H7SN", 12, 2 },
-		{ "H7MAG", 8, 4 },
-		{ "H6GS", 6, 2 },
-		{ "H6SN", 4, 2 },
-		{ "H6MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKC_DFE_H8_AND_H9", 0x32e1c, 0 },
-		{ "H9GS", 14, 2 },
-		{ "H9SN", 12, 2 },
-		{ "H9MAG", 8, 4 },
-		{ "H8GS", 6, 2 },
-		{ "H8SN", 4, 2 },
-		{ "H8MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKC_DFE_H10_AND_H11", 0x32e20, 0 },
-		{ "H11GS", 14, 2 },
-		{ "H11SN", 12, 2 },
-		{ "H11MAG", 8, 4 },
-		{ "H10GS", 6, 2 },
-		{ "H10SN", 4, 2 },
-		{ "H10MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKC_DFE_H12_13", 0x32e24, 0 },
-		{ "H13GS", 13, 3 },
-		{ "H13SN", 10, 3 },
-		{ "H13MAG", 8, 2 },
-		{ "H12GS", 6, 2 },
-		{ "H12SN", 4, 2 },
-		{ "H12MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKC_DFE_H14_15", 0x32e28, 0 },
-		{ "H15GS", 13, 3 },
-		{ "H15SN", 10, 3 },
-		{ "H15MAG", 8, 2 },
-		{ "H14GS", 6, 2 },
-		{ "H14SN", 4, 2 },
-		{ "H14MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKC_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA", 0x32e2c, 0 },
-		{ "H1ODELTA", 8, 5 },
-		{ "H1EDELTA", 0, 6 },
 	{ "MAC_PORT_RX_LINKC_RECEIVER_INTERNAL_STATUS_2", 0x336e4, 0 },
 		{ "STNDBYSTAT", 15, 1 },
 		{ "CALSDONE", 14, 1 },
@@ -45133,68 +44813,6 @@ struct reg_info t6_mac_regs[] = {
 		{ "FPRBSOFF", 0, 1 },
 	{ "MAC_PORT_RX_LINKD_DFE_TAP_CONTROL", 0x337c0, 0 },
 	{ "MAC_PORT_RX_LINKD_DFE_TAP", 0x337c4, 0 },
-	{ "MAC_PORT_RX_LINKD_DFE_TAP_ENABLE", 0x32f00, 0 },
-		{ "INDEX", 1, 15 },
-	{ "MAC_PORT_RX_LINKD_DFE_H1", 0x32f04, 0 },
-		{ "H1OSN", 13, 3 },
-		{ "H1OMAG", 8, 5 },
-		{ "H1ESN", 6, 2 },
-		{ "H1EMAG", 0, 6 },
-	{ "MAC_PORT_RX_LINKD_DFE_H2", 0x32f08, 0 },
-		{ "H2OSN", 13, 2 },
-		{ "H2OMAG", 8, 5 },
-		{ "H2ESN", 5, 2 },
-		{ "H2EMAG", 0, 5 },
-	{ "MAC_PORT_RX_LINKD_DFE_H3", 0x32f0c, 0 },
-		{ "H3OSN", 12, 2 },
-		{ "H3OMAG", 8, 4 },
-		{ "H3ESN", 4, 2 },
-		{ "H3EMAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKD_DFE_H4", 0x32f10, 0 },
-		{ "H4SN", 4, 2 },
-		{ "H4MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKD_DFE_H5", 0x32f14, 0 },
-		{ "H5GS", 6, 2 },
-		{ "H5SN", 4, 2 },
-		{ "H5MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKD_DFE_H6_AND_H7", 0x32f18, 0 },
-		{ "H7GS", 14, 2 },
-		{ "H7SN", 12, 2 },
-		{ "H7MAG", 8, 4 },
-		{ "H6GS", 6, 2 },
-		{ "H6SN", 4, 2 },
-		{ "H6MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKD_DFE_H8_AND_H9", 0x32f1c, 0 },
-		{ "H9GS", 14, 2 },
-		{ "H9SN", 12, 2 },
-		{ "H9MAG", 8, 4 },
-		{ "H8GS", 6, 2 },
-		{ "H8SN", 4, 2 },
-		{ "H8MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKD_DFE_H10_AND_H11", 0x32f20, 0 },
-		{ "H11GS", 14, 2 },
-		{ "H11SN", 12, 2 },
-		{ "H11MAG", 8, 4 },
-		{ "H10GS", 6, 2 },
-		{ "H10SN", 4, 2 },
-		{ "H10MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKD_DFE_H12_13", 0x32f24, 0 },
-		{ "H13GS", 13, 3 },
-		{ "H13SN", 10, 3 },
-		{ "H13MAG", 8, 2 },
-		{ "H12GS", 6, 2 },
-		{ "H12SN", 4, 2 },
-		{ "H12MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKD_DFE_H14_15", 0x32f28, 0 },
-		{ "H15GS", 13, 3 },
-		{ "H15SN", 10, 3 },
-		{ "H15MAG", 8, 2 },
-		{ "H14GS", 6, 2 },
-		{ "H14SN", 4, 2 },
-		{ "H14MAG", 0, 4 },
-	{ "MAC_PORT_RX_LINKD_DFE_H1ODD_DELTA_AND_H1EVEN_DELTA", 0x32f2c, 0 },
-		{ "H1ODELTA", 8, 5 },
-		{ "H1EDELTA", 0, 6 },
 	{ "MAC_PORT_RX_LINKD_RECEIVER_INTERNAL_STATUS_2", 0x337e4, 0 },
 		{ "STNDBYSTAT", 15, 1 },
 		{ "CALSDONE", 14, 1 },
*** 604 LINES SKIPPED ***


More information about the dev-commits-src-all mailing list