cvs commit: src/sys/amd64/amd64 pmap.c src/sys/i386/i386 pmap.c

[Stephan Uphoff]

ups         2007-04-25 18:10:44 UTC

  FreeBSD src repository

  Modified files:
    sys/amd64/amd64      pmap.c 
    sys/i386/i386        pmap.c 
  Log:
  Forced commit to add more comment to:
  
  1.583  src/sys/amd64/amd64/pmap.c
  1.588  src/sys/i386/i386/pmap.c
  
  Invalidate all TLBs and page structure caches that may reference a page
  for page walk acceleration before releasing it to the free list.
  
  This is required for CPUs implementing page structure caches as described
  in the Intel application note:
          "TLBs, Paging-Structure Caches, and Their Invalidation"
           (Document Number: 317080-001)
  
  Reviewed by:    Siddha Suresh (Intel), alc@, peter@
  
  Revision  Changes    Path
  1.584     +0 -0      src/sys/amd64/amd64/pmap.c
  1.589     +0 -0      src/sys/i386/i386/pmap.c