cvs commit: src/sys/net if.c

[Daniel O'Connor]

On Mon, 27 Sep 2004 01:53, Brian Fundakowski Feldman wrote:
> > A1 and B1 pins.  This clocks #IOCHK.  However, this doesn't work on
> > all bridge chipsets, and many of them don't reset correctly w/o
> > changes to the tree.  I've submitted them to bde a long time ago, but
> > he didn't like them for reasons that I don't recall at the moment.
> >
> > However, it will work on most chipsets.
>
> Least of which my modern Athlon MP chipset which has no physical ISA slots.

You can quite possibly do something similar with PCI and #SERR directly..

I haven't tried it though :)
(Anyone got an old motherboard they don't mind if it dies? :)

Hmm, MS have a circuit diagram ->
http://www.microsoft.com/whdc/system/CEC/dmpsw.mspx

It shouldn't be too hard to make a few boards like that.

Pin 42 is #SERR and the other side of it in ground.
PCI card pin diagram ->

Back of PC
                                       |
                                       |
+--------------------------------------+
|
|
+---+
    | 
    |
    |
+---+
| Pin 1
| Pin 2
| ...
|
|
|
|
|
|
| ...
| Pin 49  
+---+
    | 5V Key
+---+
| Pin 52
| ...
| Pin 62
+---+
    | 64 bit spacer
+---+
| Pin 63
| ...
|
| Pin 94
+---+
    |
    |
    +-----------------------------------
 End of PCI card

-- 
Daniel O'Connor software and network engineer
for Genesis Software - http://www.gsoft.com.au
"The nice thing about standards is that there
are so many of them to choose from."
  -- Andrew Tanenbaum
GPG Fingerprint - 5596 B766 97C0 0E94 4347 295E E593 DC20 7B3F CE8C
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 187 bytes
Desc: not available
Url : http://lists.freebsd.org/pipermail/cvs-all/attachments/20040927/c6facbf7/attachment-0001.bin