[Bug 297475] Bhyve does not recognize the proper processor topology for Intel N150 processir

https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=297475

--- Comment #2 from Lexi Winter <ivy@FreeBSD.org> ---
would this also affect the Xeon E-2468?  i have such a system where
machdep.hyperthreading_allowed=0, and with bhyve -c8, VMs still detect 2
hardware threads.  i've tried various combinations of explicit CPU-topology
configuration in bhyve and couldn't find a way to fix it.

CPU: Intel(R) Xeon(R) E E-2468 (2600.00-MHz K8-class CPU)
  Origin="GenuineIntel"  Id=0xb0671  Family=0x6  Model=0xb7  Stepping=1
 
Features=0x9f83fbff<FPU,VME,DE,PSE,TSC,MSR,PAE,MCE,CX8,APIC,SEP,MTRR,PGE,MCA,CMOV,PAT,PSE36,MMX,FXSR,SSE,SSE2,SS,HTT,PBE>
 
Features2=0xfeda7a17<SSE3,PCLMULQDQ,DTES64,DS_CPL,SSSE3,SDBG,FMA,CX16,xTPR,PCID,SSE4.1,SSE4.2,MOVBE,POPCNT,AESNI,XSAVE,OSXSAVE,AVX,F16C,RDRAND,HV>
  AMD Features=0x2c100800<SYSCALL,NX,Page1GB,RDTSCP,LM>
  AMD Features2=0x121<LAHF,ABM,Prefetch>
  Structured Extended
Features=0x201407a9<FSGSBASE,BMI1,AVX2,SMEP,BMI2,ERMS,INVPCID,RDSEED,SMAP,SHA>
  Structured Extended Features2=0x400600<VAES,VPCLMULQDQ,RDPID>
  Structured Extended Features3=0x400<MD_CLEAR>
  XSAVE Features=0x1<XSAVEOPT>
  TSC: P-state invariant
Hypervisor: Origin = "bhyve bhyve "
real memory  = 17179869184 (16384 MB)
avail memory = 16639295488 (15868 MB)
Event timer "LAPIC" quality 600
ACPI APIC Table: <BHYVE  BVAPIC >
WARNING: L1 data cache covers fewer APIC IDs than a core (0 < 1)
WARNING: L2 data cache covers fewer APIC IDs than a core (0 < 1)
WARNING: L3 data cache covers fewer APIC IDs than a core (0 < 1)
FreeBSD/SMP: Multiprocessor System Detected: 8 CPUs
FreeBSD/SMP: 1 package(s) x 4 cache groups x 1 core(s) x 2 hardware threads

(i previously posted about this on the list:
https://lists.freebsd.org/archives/freebsd-virtualization/2025-July/003018.html)

-- 
You are receiving this mail because:
You are the assignee for the bug.