PERFORCE change 162451 for review

Hans Petter Selasky hselasky at FreeBSD.org
Thu May 21 14:21:25 UTC 2009


http://perforce.freebsd.org/chv.cgi?CH=162451

Change 162451 by hselasky at hselasky_laptop001 on 2009/05/21 14:20:49

	
	USB core+controller (Device Side Mode only):
	 - improve stall handling
	
	Some hardware easily comes out of sync with regard
	to whether the current or the next control transfer
	should be stalled, if a stall command is always
	issued before receiving the SETUP packet. After
	this patch the stall command will only be issued
	when a transfer should actually be stalled.

Affected files ...

.. //depot/projects/usb/src/sys/dev/usb/controller/at91dci.c#18 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/at91dci.h#6 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/atmegadci.c#28 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/atmegadci.h#12 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/avr32dci.c#4 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/avr32dci.h#5 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/musb_otg.c#16 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/musb_otg.h#4 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/uss820dci.c#18 edit
.. //depot/projects/usb/src/sys/dev/usb/controller/uss820dci.h#8 edit
.. //depot/projects/usb/src/sys/dev/usb/usb_core.h#20 edit
.. //depot/projects/usb/src/sys/dev/usb/usb_transfer.c#149 edit

Differences ...

==== //depot/projects/usb/src/sys/dev/usb/controller/at91dci.c#18 (text+ko) ====

@@ -848,7 +848,7 @@
 	td->remainder = temp->len;
 	td->fifo_bank = 0;
 	td->error = 0;
-	td->did_stall = 0;
+	td->did_stall = temp->did_stall;
 	td->short_pkt = temp->short_pkt;
 	td->alt_next = temp->setup_alt_next;
 }
@@ -879,6 +879,7 @@
 	temp.td_next = xfer->td_start[0];
 	temp.offset = 0;
 	temp.setup_alt_next = xfer->flags_int.short_frames_ok;
+	temp.did_stall = !xfer->flags_int.control_stall;
 
 	sc = AT9100_DCI_BUS2SC(xfer->xroot->bus);
 	ep_no = (xfer->endpoint & UE_ADDR);

==== //depot/projects/usb/src/sys/dev/usb/controller/at91dci.h#6 (text+ko) ====

@@ -169,6 +169,7 @@
          * short_pkt = 1: transfer should not be short terminated
          */
 	uint8_t	setup_alt_next;
+	uint8_t did_stall;
 };
 
 struct at91dci_config_desc {

==== //depot/projects/usb/src/sys/dev/usb/controller/atmegadci.c#28 (text+ko) ====

@@ -751,7 +751,7 @@
 	td->offset = temp->offset;
 	td->remainder = temp->len;
 	td->error = 0;
-	td->did_stall = 0;
+	td->did_stall = temp->did_stall;
 	td->short_pkt = temp->short_pkt;
 	td->alt_next = temp->setup_alt_next;
 }
@@ -782,6 +782,7 @@
 	temp.td_next = xfer->td_start[0];
 	temp.offset = 0;
 	temp.setup_alt_next = xfer->flags_int.short_frames_ok;
+	temp.did_stall = !xfer->flags_int.control_stall;
 
 	sc = ATMEGA_BUS2SC(xfer->xroot->bus);
 	ep_no = (xfer->endpoint & UE_ADDR);

==== //depot/projects/usb/src/sys/dev/usb/controller/atmegadci.h#12 (text+ko) ====

@@ -222,6 +222,7 @@
          * short_pkt = 1: transfer should not be short terminated
          */
 	uint8_t	setup_alt_next;
+	uint8_t did_stall;
 };
 
 struct atmegadci_config_desc {

==== //depot/projects/usb/src/sys/dev/usb/controller/avr32dci.c#4 (text+ko) ====

@@ -721,7 +721,7 @@
 	td->offset = temp->offset;
 	td->remainder = temp->len;
 	td->error = 0;
-	td->did_stall = 0;
+	td->did_stall = temp->did_stall;
 	td->short_pkt = temp->short_pkt;
 	td->alt_next = temp->setup_alt_next;
 }
@@ -752,6 +752,7 @@
 	temp.td_next = xfer->td_start[0];
 	temp.offset = 0;
 	temp.setup_alt_next = xfer->flags_int.short_frames_ok;
+	temp.did_stall = !xfer->flags_int.control_stall;
 
 	sc = AVR32_BUS2SC(xfer->xroot->bus);
 	ep_no = (xfer->endpoint & UE_ADDR);

==== //depot/projects/usb/src/sys/dev/usb/controller/avr32dci.h#5 (text+ko) ====

@@ -189,6 +189,7 @@
          * short_pkt = 1: transfer should not be short terminated
          */
 	uint8_t	setup_alt_next;
+	uint8_t did_stall;
 };
 
 struct avr32dci_config_desc {

==== //depot/projects/usb/src/sys/dev/usb/controller/musb_otg.c#16 (text+ko) ====

@@ -1099,7 +1099,7 @@
 	td->offset = temp->offset;
 	td->remainder = temp->len;
 	td->error = 0;
-	td->did_stall = 0;
+	td->did_stall = temp->did_stall;
 	td->short_pkt = temp->short_pkt;
 	td->alt_next = temp->setup_alt_next;
 }
@@ -1129,6 +1129,7 @@
 	temp.td_next = xfer->td_start[0];
 	temp.offset = 0;
 	temp.setup_alt_next = xfer->flags_int.short_frames_ok;
+	temp.did_stall = !xfer->flags_int.control_stall;
 
 	sc = MUSBOTG_BUS2SC(xfer->xroot->bus);
 	ep_no = (xfer->endpoint & UE_ADDR);

==== //depot/projects/usb/src/sys/dev/usb/controller/musb_otg.h#4 (text+ko) ====

@@ -332,6 +332,7 @@
          * short_pkt = 1: transfer should not be short terminated
          */
 	uint8_t	setup_alt_next;
+	uint8_t did_stall;
 };
 
 struct musbotg_config_desc {

==== //depot/projects/usb/src/sys/dev/usb/controller/uss820dci.c#18 (text+ko) ====

@@ -410,10 +410,10 @@
 
 		/* read out EPCON register */
 		/* enable RX input */
-		if (!td->did_stall) {
+		if (!td->did_enable) {
 			uss820dci_update_shared_1(USS820_DCI_PC2SC(td->pc),
 			    USS820_EPCON, 0xFF, USS820_EPCON_RXIE);
-			td->did_stall = 1;
+			td->did_enable = 1;
 		}
 		return (1);		/* not complete */
 	}
@@ -573,10 +573,10 @@
 	 * Enable TX output, which must happen after that we have written
 	 * data into the FIFO. This is undocumented.
 	 */
-	if (!td->did_stall) {
+	if (!td->did_enable) {
 		uss820dci_update_shared_1(USS820_DCI_PC2SC(td->pc),
 		    USS820_EPCON, 0xFF, USS820_EPCON_TXOE);
-		td->did_stall = 1;
+		td->did_enable = 1;
 	}
 	/* check remainder */
 	if (td->remainder == 0) {
@@ -813,7 +813,8 @@
 	td->offset = temp->offset;
 	td->remainder = temp->len;
 	td->error = 0;
-	td->did_stall = 0;
+	td->did_enable = 0;
+	td->did_stall = temp->did_stall;
 	td->short_pkt = temp->short_pkt;
 	td->alt_next = temp->setup_alt_next;
 }
@@ -843,6 +844,7 @@
 	temp.td_next = xfer->td_start[0];
 	temp.offset = 0;
 	temp.setup_alt_next = xfer->flags_int.short_frames_ok;
+	temp.did_stall = !xfer->flags_int.control_stall;
 
 	sc = USS820_DCI_BUS2SC(xfer->xroot->bus);
 	ep_no = (xfer->endpoint & UE_ADDR);

==== //depot/projects/usb/src/sys/dev/usb/controller/uss820dci.h#8 (text+ko) ====

@@ -280,6 +280,7 @@
 	uint8_t	short_pkt:1;
 	uint8_t	support_multi_buffer:1;
 	uint8_t	did_stall:1;
+	uint8_t	did_enable:1;
 };
 
 struct uss820_std_temp {
@@ -296,6 +297,7 @@
          * short_pkt = 1: transfer should not be short terminated
          */
 	uint8_t	setup_alt_next;
+	uint8_t did_stall;
 };
 
 struct uss820dci_config_desc {

==== //depot/projects/usb/src/sys/dev/usb/usb_core.h#20 (text+ko) ====

@@ -371,6 +371,7 @@
 	uint8_t	control_hdr:1;		/* set if control header should be
 					 * sent */
 	uint8_t	control_act:1;		/* set if control transfer is active */
+	uint8_t	control_stall:1;	/* set if control transfer should be stalled */
 
 	uint8_t	short_frames_ok:1;	/* filtered version */
 	uint8_t	short_xfer_ok:1;	/* filtered version */

==== //depot/projects/usb/src/sys/dev/usb/usb_transfer.c#149 (text+ko) ====

@@ -1225,9 +1225,13 @@
 	usb2_frlength_t len;
 
 	/* Check for control endpoint stall */
-	if (xfer->flags.stall_pipe) {
-		/* no longer active */
+	if (xfer->flags.stall_pipe && xfer->flags_int.control_act) {
+		/* the control transfer is no longer active */
+		xfer->flags_int.control_stall = 1;
 		xfer->flags_int.control_act = 0;
+	} else {
+		/* don't stall control transfer by default */
+		xfer->flags_int.control_stall = 0;
 	}
 
 	/* Check for invalid number of frames */


More information about the p4-projects mailing list