Steven Smith <sos22 at cantab.net> writes: > I don't know enough about Sparcs to even speculate how it's done > there. The UltraSparc is a RISC processor, which amongst other things implies constant instruction size. Memory barriers take care of any cache coherence issues that may arise. DES -- Dag-Erling Smørgrav - des at des.no