cvs commit: src/sys/amd64/amd64 mp_machdep.c src/sys/i386/i386 mp_machdep.c

Doug White dwhite at
Sat Apr 30 12:39:28 PDT 2005

dwhite      2005-04-30 19:39:28 UTC

  FreeBSD src repository

  Modified files:        (Branch: RELENG_5)
    sys/amd64/amd64      mp_machdep.c 
    sys/i386/i386        mp_machdep.c 
  Enable interrupts in smp_tlb_shootdown() and smp_targeted_tlb_shootdown()
  to workaround Opteron Errata 106.  The while loop runs entirely out of
  the instruction cache, which blocks updates to the cache from other CPUs.
  Interrupts break the lock, allowing the write to post.
  Many thanks to Paul Vixie and Peter Losher at ISC for providing resources
  to troubleshoot the issue; Stephen Uphoff and Alan Cox for their
  expertise; and the rest of the RE team for pushing the resolution along
  so we can ship 5.4 with this fix.
  Revision   Changes    Path  +16 -0     src/sys/amd64/amd64/mp_machdep.c  +16 -0     src/sys/i386/i386/mp_machdep.c

More information about the cvs-all mailing list