cvs commit: src/sys/dev/aic7xxx aic79xx.c
Justin T. Gibbs
gibbs at FreeBSD.org
Fri Jun 27 21:42:12 PDT 2003
gibbs 2003/06/27 21:42:11 PDT
FreeBSD src repository
Correct a typo in a comment.
Add a comment in ahd_clear_critical_sections() about
our need to leave ENBUSFREE set in SIMODE1 while single
Re-arrange some delay loops so that we always perform
a read after any register write and before the delay.
This should make the delay loop more accurate.
When completing message processing for a packetized
commention, return the controller to a state where
invalid non-packetized phases will still cause protocol
violations. These are the same operations as those
performed in the clear_target_state routine in the
Now that we have a chip with working ABORTPENDING
support (the 7901B), comment out the automatic use
of this feature until we can adequately test it.
The previous checkin updated the bug mask for the
7901B so this code was exercised.
When resetting the bus, perform an ahd_flush_device_writes()
call so that our reset assertion delay is acurately
timed from when the reset bit is written to the controller.
Revision Changes Path
1.22 +23 -10 src/sys/dev/aic7xxx/aic79xx.c
More information about the cvs-all